Skip Navigation

Home Projects Publications Archives About Sign Up or Log In

Compile-Time Dynamic Voltage Scaling Settings: Opportunities and Limits

The Parapet research group at Princeton University focuses on power-related issues in computer hardware and software design. Citing the importance of power efficiency both in mobile applications as well as in the general goal of shrinking technology sizes on chips, the authors of this paper discuss the role of dynamic voltage scaling (DVS) in managing power during runtime. This interesting technique enables control of "the power consumption by varying a processor's supply voltage...and clock frequency." The paper identifies specific factors that contribute to the effectiveness of DVS and considers the extent to which it can save power.
?  Cumulative Rating: (not yet rated)
Data Type
Scout Publication
Date of Scout Publication 2003-08-15
Archived Scout Publication URL

Resource Comments

(no comments available yet for this resource)