Skip Navigation

Scout Archives

Home Projects Publications Archives About Sign Up or Log In

Compile-Time Dynamic Voltage Scaling Settings: Opportunities and Limits

The Parapet research group at Princeton University focuses on power-related issues in computer hardware and software design. Citing the importance of power efficiency both in mobile applications as well as in the general goal of shrinking technology sizes on chips, the authors of this paper discuss the role of dynamic voltage scaling (DVS) in managing power during runtime. This interesting technique enables control of "the power consumption by varying a processor's supply voltage...and clock frequency." The paper identifies specific factors that contribute to the effectiveness of DVS and considers the extent to which it can save power.
Archived Scout Publication URL
Data Type
Language
Date of Scout Publication
August 15th, 2003
Date Of Record Creation
August 14th, 2003 at 1:09pm
Date Of Record Release
August 14th, 2003 at 1:09pm
Resource URL Clicks
28

Internal

Cumulative Rating
0
Add Comment

Comments

(no comments available yet)